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ABSTRACT
Graphene nano-ribbon (GNR) transistors have emerged as a promising can-
didate to replace traditional silicon transistors in future scaled technologies.
Since these devices are very small, the impact of process variation on the
circuit’s performance is very large.
In this work, we study the impact of process variations on the delay and
power of various types of circuits by considering the transistor-level and gate-
level impact of the di↵erent technology. HSPICE based simulations are per-
formed to study smaller circuits and the pros and cons of using GNR tran-
sistors. Monte Carlo simulations are performed to analyze the sensitivity of
delay and power to the change in transistor parameters and also to analyze
the situation when all parameters vary together during fabrication. Standard
cell library design and characterization is also explained, which is essential
to perform simulations on large circuits that HSPICE is unable to handle.
The standard cell library is also constructed and tested on four circuits to
validate the library.
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CHAPTER 1
INTRODUCTION
In deep submicron technologies it is becoming more and more challenging to
follow Moore’s law using silicon based devices. The need to build smaller,
reliable and fast transistors has led researchers to find replacement mate-
rial for silicon. Field-e↵ect transistors using carbon-based nano-materials
have emerged as promising next-generation devices because of their out-
standing electrical properties and integration capabilities via new fabrication
techniques [1],[2],[3]. The most studied are carbon nanotube FETs (CN-
FETs) and graphene nanoribbon FETs (GNRFETs). Compared to cylindri-
cal CNTs, GNRs can be grown through a silicon-compatible, transfer-free,
and in situ process [2], thus having no alignment and transfer-related issues
as encountered by CNT-based circuits [2]. However, graphene-based circuits
face other types of challenges, including small band gap, degraded mobility,
and unstable conductivity due to process variation [4]. Therefore, it is im-
portant to evaluate these e↵ects and provide a general assessment about the
potential and usability of graphene circuits under realistic settings.
1.1 Impact of Process Variation on Delay and Power
As graphene based devices are in the early stages of design, fabrication tech-
nology is still under development. Attaining perfect graphene based nano-
ribbons (GNRs) has not been possible. The variation in the channel length,
edge roughness, oxide thickness and number of dimmer lines a↵ect the tran-
sistor properties severely as shown in [5]. Hence, the study of the impact
of process variations on the transistor is of great importance to ascertain
graphene as a potential candidate for replacement of Si-CMOS. In this work,
an HSPICE based compact model is used to compare the delay, dynamic
power, leakage power, etc., of doped MOS-GNRFET, Schottky barrier based
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GNRFET and Si-CMOS by varying the transistor properties. A thorough
analysis is performed both on the transistor level and circuit level.
1.2 Noise Margin Analysis and Monte Carlo
Simulations
The functionality of transistors is strongly dependent on its process parame-
ters. The imperfections during fabrication result in significant deviation from
their nominal values. To understand the true benefits of using graphene, the
realistic model for graphene nano-ribbon field-e↵ect transistor (GNRFET) is
formulated and compared with Si-CMOS. The predictive technology model
developed by [6] for Si-CMOS is used. Fabrication based co-relation is con-
sidered between the di↵erent transistors in a given circuit to evaluate the
performance of a circuit by using Monte Carlo (MC) simulations.
First the process parameters for each device are chosen based on a proba-
bility function. Then the circuit is simulated to obtain the delay and power.
This process is repeated several times to obtain a histogram. Based on this
histogram, di↵erent technology transistors are compared.
1.3 Standard Cell Library Characterization
Performing large circuit simulations in HSPICE is extremely tedious and
time-consuming. Furthermore, performing placement and routing based sim-
ulations in HSPICE is not possible. This makes HSPICE less useful for chip
designers. In this work, a methodology for performing standard cell char-
acterization is presented using the HSPICE compatible model developed in
[5] and [6]. The method is based on the cell delay and power dissipation.
A design flow for using these standard cell libraries with Synopsys synthe-
sis and simulation tools, Cadence Encounter and Cadence Placement and
Routing tools is also shown. A standard cell library is generated for 45nm
ideal MOS-GNRFET and realistic MOS-GNRFET. This library is then used
with the above mentioned commercial tools for performing simulations on
real benchmark tools to obtain delay and power using the design rules and
layout for a 45nm technology node.
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CHAPTER 2
HSPICE BASED PERFORMANCE
ANALYSIS OF GNRFETS WITH PROCESS
VARIATIONS
2.1 GNRFET Model Design and Device Structure
There are two main types of GNRFETs: metal-oxide-semiconductor-(MOS-
)type GNRFETs (MOS-GNRFETs) and Schottky-barrier-type GNRFETs
(SB-GNRFETs). MOS-GNRFETs have GNR-based drains, channels, and
sources with an n-i-n or p-i-p doping profile. Current conduction inside
MOS-GNRFETs is mostly based on thermionic conduction. SB-GNRFETs
also have intrinsic GNR channels, but drains and sources are made of metal.
As a result, Schottky barriers occur at the graphene-metal junctions, and the
current conduction is mainly based on Schottky barrier tunneling [7].
The device structure under study is planar in order to be compatible with
existing fabrication technology, as demonstrated in [8]. Both MOS-GNRFET
and SB-GNRFET have a single metal top gate. Under the gate are multiple
parallel GNRs with uniform spacing between them. The parallel GNRs in-
crease the driving strength of the transistor, and the number of GNRs can
be scaled to match a specific technology node. This structure is proposed
and evaluated in [9, 5, 10]. In addition, the technique of fabricating par-
allel GNR arrays has been demonstrated in [11]. For MOS-GNRFET, the
drain and the source, called reservoirs, are heavily-doped GNRs. Depending
on the dopant type, a MOS-GNRFET is either N-type or P-type. For SB-
GNRFET, the drain and source are made of metal. Because SB-GNRFETs
have an ambipolar I-V curve, they are neither N-type or P-type by nature.
With additional work function engineering, the I-V curve of SB-GNRFETs
can be shifted such that they work as either N-type or P-type.
An example GNRFET with four parallel ribbons is shown in Figure 2.1.
All ribbons are of armchair chirality in order for them to be semiconducting.
Here, the gate width is defined to be Wgate , the width of each ribbon to be
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Wch , the channel length to be Lch , the reservoir length to be Lres , the spacing
between ribbons to be 2Wsp , and the doping level of the drain and source of
a MOS-GNRFET to be fdop . The width of a GNR Wch is commonly defined
via N .
Figure 2.1: The structure of a four-ribbon GNRFET. Each ribbon is of
armchair chirality. The four parallel ribbons have an equal width of Wch
and an equal spacing of 2Wsp . The width of a GNR Wch is commonly
defined via the number of dimer lines N in the lattice structure. An
example of an N = 6 GNR is illustrated on the right. A single metal gate is
placed on top of the parallel ribbons. The gate of this four-ribbon
GNRFET has a width of Wgate = 4⇥ (Wch + 2Wsp). The channels are
defined as the portions of GNRs underneath the gate, with a length of Lch .
The reservoirs of a MOS-GNRFET are the portions or GNRs not covered
by the gate. They have a length of Lres and are doped with molecular
doping fraction fdop . A wide common drain and a wide common source are
shared by the ribbons.
2.2 Circuit Architecture using Graphene Devices
A circuit architecture that integrates the transistor devices is introduced with
GNR and metal-based interconnects, as proposed in [5]. In the chosen circuit
architecture, there are multiple metal (e.g. Cu) layers on top of a single
graphene layer. The metal layers comprise the metal gates of transistors and
most of the interconnects. The single layer of graphene is placed on top of the
bulk. It can be patterned into either the GNR parts of transistors or some of
the interconnects in the case of MOS-GNRFETs. For MOS-GNRFETs, the
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drain and source are made of GNRs. As a data path has to connect from the
output (the drain of a transistor) of a logic gate to the input (the gate of a
transistor) of the next logic gate, vias that connect the graphene layer and the
upper metal layers are needed. Vias are assumed to be metal because vertical
graphene vias have not been well studied [12]. Studies have shown that high
contact resistance is introduced at graphene-metal junctions [13]. For a 50-
nm wide via that connects the graphene layer to the upper metal layer, the
contact resistance is estimated to be 20 k⌦ [13]. As this can severely degrade
the circuit performance, local interconnects between drains and sources of
MOS-GNRFETs are made of graphene in order to avoid introducing extra
vias and contact resistance. In Figure 2.2, a nand2 gate is implemented in
the architecture introduced above to illustrate the concept.
On the other hand, SB-GNRFETs have metal drains and sources as op-
posed to MOS-GNRFETs. Schottky barriers are introduced at the junctions
between the metal drain/source and the GNR-based channel. The e↵ects of
the graphene-metal contacts are considered in the transistor model as the
Schottky barriers. As a result, no extra graphene-metal contact resistance is
introduced in the circuit. Also, all interconnects are metal-based because all
terminals of SB-GNRFETs (gates, drains, and sources) are made of metal as
shown in Figure 2.3.
Figure 2.2: A nand2 gate implemented in the proposed architecture of
MOS-GNRFET circuits. Inputs A and B, output Y , and power rails VDD
and gnd are distributed on the metal layers (bold blue lines). Vias (purple
squares) are needed to connect graphene and metal layers. Local
interconnects between drains and sources are made of graphene (thin red
lines) in order to avoid extra vias.
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Figure 2.3: SB-GNRFETs have metal-based drains and sources as opposed
to the GNR-based ones in MOS-GNRFETs. The e↵ect of graphene-metal
contact is modeled as the Schottky barrier inside the transistor, and no
extra graphene-metal vias are needed.
2.3 Transistor Level Analysis
There are a few major di↵erences between MOS-GNRFETs and SB-GNRFETs
which greatly a↵ect their performance. First of all, MOS-GNRFETs have a
monotonic I-V curve due to doping in the reservoirs. The dopants absorb
minority carriers such that they do not create a large current. By choosing
the type of the dopants, MOS-GNRFETs can be made into N-type or P-type
transistors. On the contrary, SB-GNRFETs have an ambipolar I-V curve.
By assuming a mid-gap Schottky barrier, SB-GNRFETs have minimum cur-
rent when VGS =
1
2VDS . This is because of the symmetrical Schottky barrier
profiles for both holes and electrons imposed by this applied voltage. In this
way, the currents contributed by holes and electrons have a similar magni-
tude to result in the minimum current for SB-GNRFETs. The ambipolar I-V
curve of SB-GNRFETs is not suitable for conventional complementary MOS
(CMOS) style logic design, although there have been studies on logic designs
based on ambipolar transistors [14, 15]. In order to obtain a proper N-type or
P-type I-V curve that is compatible with CMOS-style designs, work function
engineering is applied to SB-GNRFETs to shift the I-V curve.
In terms of I-V curve shifting, practical techniques are limited and may
not be able to shift any arbitrary amount, which leads to unbalanced N-type
and P-type characteristics. For example, the best shifting achieved in [14]
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for SB-type carbon nanotube transistors was ⇠ 0.25 V for P-type and ⇠
-1.0 V for N-type, by using Pd and Al as gates, respectively. GNRFETs
are expected to work similarly. When the P-type and N-type transistors are
extremely imbalanced, the circuit becomes less robust or even nonfunctional.
An assumption of a perfect balanced shifting for both P-type and N-type
transistors is made in order to have a fair comparison of SB-GNRFET circuits
with other technologies.
MOS-GNRFETs have a higher Ion/Io↵ ratio than SB-GNRFETs, which
means they can be turned on or o↵ more properly [16]. SB-GNRFETs can
however exhibit a higher Ion after I-V curve shifting. For these reasons,
MOS-GNRFETs are generally regarded as more suitable for digital circuit
applications.
On the other hand, the performance of MOS-GNRFET circuits is lim-
ited by the inevitable graphene-metal contact resistance introduced by vias.
The absence of graphene-metal contact resistance in SB-GNRFET circuits
is potentially a strength compared to MOS-GNRFET circuits. In addition,
the doping level inside MOS-GNRFET reservoirs is potentially susceptible
to process variation, which results in significant changes in transistor char-
acteristics and circuit performance [5]. SB-GNRFETs have undoped metal
drain and source and are therefore free of this problem.
Because of the ambipolar nature of SB-GNRFETs, Io↵ does not occur
naturally when VGS = 0. Voltage shifting is required to create proper I-V
curves for PMOS and NMOS transistors. Ideally, the shift amount should be
1
2VDS since Io↵ occurs when VGS =
1
2VDS , and the direction of shifting should
be opposite for PMOS and NMOS. An example of SB-GNRFETs working
under VDD = 0.5 V with an ideal amount of shifting that produces desired
PMOS and NMOS characteristics is illustrated in Figure 2.4. For comparing
with MOS-GNRFETs, the OFF state of SB-GNRFET is defined at 12VDS,
and the ON state is defined at Von = Vo↵ + VDS [16]. The operating voltage
ranges are shown in Figure 2.5.
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Figure 2.4: I-V curve shifting of SB-GNRFET in order to have proper I-V
characteristics for P-type and N-type transistors. Ideally, the shifting
amount should be 12VDS since Io↵ occurs when VGS =
1
2VDS . Legal
operating regions after shifting are marked in red/green solids.
2.4 Transistor Level Process Variation
In this section, we review the transistor level impact of parameter variations
for the di↵erent models. Figure 2.6 shows the I-V curves of MOS-GNRFET
and SB-GNRFET, as well as the 16-nm high-performance (HP) Si-CMOS
and 16-nm low-power (LP) Si-CMOS transistors from Predictive Technology
Models (PTM) [17] for comparison. The transistor dimensions of the GN-
RFETs are scaled to match the PTM libraries. SB-GNRFET has a shifted
I-V curve in order to obtain minimum current at VGS = 0 V. Overall, SB-
GNRFET has the highest current, while the LP Si-CMOS has the lowest. We
choose a nominal VDD = 0.5 V for both MOS-GNRFETs and SB-GNRFETs.
Table 2.1 shows the subthreshold swing S and Ion/Io↵ ratio of each device
under respectively chosen VDD . It is shown that ideal MOS-GNRFETs have
the lowest subthreshold swing and Ion/Io↵ ratio. However, as edge roughness
comes into play, the transistor characteristics become comparable to, or even
worse than, Si-CMOS. SB-GNRFETs have comparable subthreshold swing
to that of Si-CMOS, and they have the lowest Ion/Io↵ ratio.
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Figure 2.5: Operating voltages of SB-GNRFETs and MOS-GNRFETs.
Table 2.1: Transistor Properties
Device pr S (mV/dec) Ion/Io↵ VDD (V)
Si-CMOS (HP) – 93.46 3.49E+03 0.7
Si-CMOS (LP) – 86.96 5.12E+06 0.9
MOS-GNRFET
0 66.67 1.81E+05 0.5
0.1 140.85 9.85E+01 0.5
SB-GNRFET
0 87.72 1.02E+02 0.5
0.1 76.92 7.64E+00 0.5
Subthreshold swing and Ion/Io↵ ratio of each device. For GNRFETs,
devices of di↵erent edge roughness (pr) are listed as well.
2.5 Gate Level Analysis
In this section, we analyze the gate-level properties of an inverter built with
either MOS-GNRFETs or SB-GNRFETs under VDD = 0.5 V. Figure 2.7
shows the voltage transfer curves of inverters built with MOS-GNRFETs and
SB-GNRFETs, respectively. Vin and Vout are the input and output voltages
of the inverter, respectively. Both inverters have full voltage swings.
Figure 2.8 shows the voltage transfer curves of SB-GNRFET inverters
with N-type transistors of di↵erent shifting. With a balanced shifting, the
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Figure 2.6: IV Curve of SB-GNRFET, MOS-GNRFET and Si-CMOS.
voltage transfer curve is symmetric. However, as the I-V curve of the N-type
transistor is shifted more, it becomes more di cult for the transistor to be
turned o↵ because Io↵ is increased. Eventually, Vout corresponding to Vin
= 0 V does not rise to VDD = 0.5 V when the N-type transistor is shifted
for -1.0 V. From this example, we show that SB-GNRFET circuits require
proper shifting in order to function correctly.
2.6 Circuit Level Evaluation
Circuit-level simulations were performed by using the HSPICE models of
MOS- and SB-GNRFETs from [5, 10]. The ideal cases of MOS- and SB-
GNRFETs and the non-ideal cases with edge roughness pr = 0.1 were simu-
lated. In both ideal and non-ideal MOS-GNRFET circuits, contact resistance
of 10 k⌦ is added to all graphene-metal vias to model the graphene-metal
junction. The 16-nm HP and LP Si-CMOS libraries from PTM are adopted
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Figure 2.7: Voltage transfer curves of MOS-GNRFET and SB-GNRFETs
inverters, respectively.
as comparisons, and the GNRFETs are set to have matching dimensions. We
report delay, dynamic power, leakage power, total power, and energy-delay
product (EDP) from circuits implemented in the 6 technology nodes.
Figure 2.9 shows the impact of supply voltage VDD on 7-stage, fanout-
of-4 bu↵er chain for all the six technology nodes. Lower VDD results in
higher delay and lower power in general. For GNRFETs, lower VDD also
results in lower EDP, which indicates better overall performance. However,
considering factors such as noise margins and limitation on voltage shifting of
SB-GNRFETs, VDD = 0.5 V is chosen as the operating VDD of GNRFETs. Si-
CMOS (HP) has the lowest EDP at its designed nominal VDD = 0.7 V, while
for Si-CMOS (LP) it is VDD = 0.9 V. Note that ideal GNRFETs outperform
non-ideal ones significantly in terms of delay and EDP, but dynamic power
reduces for non-ideal SB-GNRFETs due to the drop in Ion .
Figure 2.10 shows the impact of ribbon width N (WCH ). N = 3p + 2
(8, 11, 14) gives a small band gap, resulting in almost equally high Ion and
Io↵ , corresponding to low delay and high power. N = 3p + 1 (10, 13, 16)
gives the largest band gap with low Ion and very low Io↵ , resulting in the
highest Ion/Io↵ ratio. Therefore, the power, especially the leakage power, is
the lowest. N = 3p (9, 12, 15) gives a moderate band gap, and the delay
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Figure 2.8: Voltage transfer curves of inverters built with SB-GNRFETs
with di↵erent voltage shifting.
and power performance is between the other two cases, with EDP being the
lowest. Under the influence of edge roughness, the e↵ective band gaps fall
between the band gaps corresponding to an e↵ective width Ne↵ between N
and N   2, making the periodic e↵ect not so significant. Also, the scattering
e↵ect causes the current to drop. As a result, delay is generally higher and
power is generally lower compared to the ideal cases.
Figure 2.11 shows the impact of oxide thickness Tox . In general, changes
in Tox a↵ect delay, power, or EDP only within one order of magnitude. The
increase in Tox causes Ion to drop, and thus increases the delay. On the other
hand, edge roughness has a very high impact on delay, dynamic power, and
EDP for SB-GNRFETs. Also, it significantly increases the leakage power for
MOS-GNRFETs.
Figure 2.12 shows the impact of channel length LCH . The increase in
LCH results in larger gate capacitance, and therefore it increases the delay as
well. Leakage power is not significantly a↵ected by LCH except for the case of
MOS-GNRFETs, in which Io↵ is increased due to less control of the channel
from the gate. On the other hand, edge roughness has a very high impact
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Figure 2.9: Delay, power, and EDP vs. VDD . VDD < 0.7 V results in
incorrect functions for Si-CMOS (LP).
on delay, dynamic power, and EDP for SB-GNRFETs. Also, it significantly
increases the leakage power for MOS-GNRFETs.
Figure 2.13 shows the circuit performance of di↵erent technology nodes: Si-
CMOS (HP), Si-CMOS (LP), ideal MOS-GNRFET, non-ideal MOS-GNRFET,
ideal SB-GNRFET, non-ideal SB-GNRFET. Benchmark circuits such as c17
and c432 from ISCAS ’85, b02 from ITC ’99, s27 from ISCAS ’89, carry
generator for the third bit of a carry look-ahead adder (cla), and a 4-bit full
adder (4bit fa) are implemented in SPICE. Sequential circuits b02 and s27
are converted into combinational circuits by the pseudo prime input method.
We report delay, dynamic power, leakage power, total power, and energy-
delay product (EDP) from circuits implemented in the 6 technology nodes
in Figure 2.13. Ideal SB-GNRFET has the lowest delay and EDP and the
highest power. It is suitable for high-performance, high-energy-e ciency ap-
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Figure 2.10: Delay, power, and EDP vs. N .
plications. Ideal MOS-GNRFET has comparable delay with Si-CMOS (HP)
but consumes much lower power. Compared with Si-CMOS (LP), ideal MOS-
GNRFET has similar power but lower delay. Compared with both Si-CMOS
technology nodes, MOS-GNRFET has better potential in low-power appli-
cations. Again, edge roughness significantly degrades the delay and EDP
advantage of SB-GNRFET, making the EDP highest among all technologies
except for Si-CMOS (LP). Also, it degrades the delay and leakage power
advantage of MOS-GNRFET.
To summarize, ideal MOS-GNRFET consumes 18% and 54% total power
as compared to Si-CMOS (HP) and Si-CMOS (LP), respectively, while for
non-ideal MOS-GNRFET it is 35% and 102%. Ideal SB-GNRFET consumes
6.6X and 19.4X total power as compared to Si-CMOS (HP) and Si-CMOS
(LP), respectively, while for non-ideal SB-GNRFET it is 9.8X and 28.8X.
Meanwhile, ideal MOS-GNRFET has 8% and 1.25% EDP compared to Si-
CMOS (HP) and Si-CMOS (LP), respectively, while for non-ideal MOS-
GNRFET it is 93% and 14.3%. Ideal SB-GNRFET has 3% and 0.45% EDP
compared to Si-CMOS (HP) and Si-CMOS (LP), respectively, while for non-
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Figure 2.11: Delay, power, and EDP vs. Tox
ideal SB-GNRFET it is 5.4X and 83.5%. SB-GNRFET has a much lower
Ion/Io↵ ratio (⇠ 100) to begin with than MOS-GNRFET (⇠ 2 ⇥ 105). As
the Ion/Io↵ ratio worsens with edge roughness, SB-GNRFET’s performance
becomes very bad (with Ion/Io↵ < 10), degrading faster than that of MOS-
GNRFET, which still maintains a reasonable Ion/Io↵ ratio ⇠ 100 under the
e↵ect of edge roughness.
Using the model presented in [18] for double-gate SB-GNRFET, delay,
leakage power and dynamic power were evaluated to perform a thorough eval-
uation of graphene based transistors as a potential replacement for CMOS.
Recent technology model of Multi Gate Fin-FETs obtained from [19] is used
for this comparison.
Figure 2.14 shows the e↵ects of supply voltage scaling on multi-gate Si-
CMOS, ideal double-gate SB-GNRFET, realistic double-gate SB-GNRFET,
ideal single-gate SB-GNRFET and realistic single-gate SB-GNRFET. Figure
2.14 shows that DG and SG SB-GNRFETs do not have significant di↵erence
in terms of circuit-level performance.
To gain a futuristic outlook for graphene, the performance of double-gate
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Figure 2.12: Delay, power, and EDP vs. LCH .
SB-GNRFETs was also evaluated for the benchmark circuits and compared
against the other technology nodes in Figure 2.15 and 2.16. It can be seen
that the trends of delay, power, and EDP are mostly consistent across dif-
ferent circuits. We show that ideal SB-GNRFET, either SG or DG, has
lower delay than Si-CMOS (30% or 24% of Si-CMOS). SG SB-GNRFET
has slightly lower dynamic power than DG SB-GNRFET due to its lower
Ion . They have comparable leakage power due to very similar Io↵ . How-
ever, since they both have lower Ion/Io↵ ratios than Si-CMOS, their leakage
power is higher than that of Si-CMOS. In terms of total power dissipation
and EDP, SB-GNRFET outperforms Si-CMOS significantly. Ideal DG (SG)
SB-GNRFET consumes only 21.9% (19.0%) total power, while non-ideal DG
(SG) SB-GNRFET consumes only 20.2% (17.3%) total power as compared
to Si-CMOS. Ideal DG (SG) SB-GNRFET has only 1.0% (1.5%) EDP, while
non-ideal DG (SG) SB-GNRFET has 133% (139%) EDP as compared to
Si-CMOS. Non-ideal SB-GNRFET consumes less power than the ideal one
because both its Ion and Io↵ are decreased by the presence of edge rough-
ness. This decrease also reduces the Ion/Io↵ ratio, making the transistor less
e cient, as can be seen in the degradation in delay and EDP.
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Figure 2.13: Delay, power, and EDP comparison for Si-CMOS (HP),
Si-CMOS (LP), ideal MOS-GNRFET, non-ideal MOS-GNRFET, ideal
SB-GNRFET, non-ideal SB-GNRFET.
2.7 Technology Scaling
The trend of delay and power when the transistor size scales down was also
investigated in Figure 2.17. The technology nodes available in the MG Si-
CMOS PTM library are 16 nm, 14 nm, 10 nm, and 7 nm, with the supply
voltage of 0.85 V, 0.8 V, 0.75 V, and 0.7 V, respectively. We scale the SB-
GNRFET accordingly by putting in appropriate numbers of ribbons in one
transistor. Fig. 2.17 shows the delay, dynamic power, leakage power, total
power, and EDP of Si-CMOS, ideal and non-ideal DG SB-GNRFET, and
ideal and non-ideal single-gate SG SB-GNRFET as the transistor size scales
down. We show that delay, dynamic power, leakage power, total power, and
EDP all scale down consistently across di↵erent technologies as the transistor
size scales down, except for the leakage power of Si-CMOS, which increases
with the downscaling. As a result, SB-GNRFETs show an advantage on the
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Figure 2.14: Average delay, power, and EDP of benchmarks with VDD
scaling.
trend of power over Si-CMOS; Si-CMOS has almost constant total power
with technology scaling, while the total power of SB-GNRFETs reduces as
the transistor size scales down. Moreover, ideal SB-GNRFETs give 1-2 orders
of magnitude lower EDP than that of Si-CMOS. This indicates the poten-
tial of SB-GNRFETs in high-performance, low-power computing. Non-ideal
SB-GNRFETs have reduced current and consume less power than the ideal
ones, resulting in a very low total power. However, due to the significant
increase in delay, the EDP of non-ideal SB-GNRFETs is much worse than
that of the ideal ones. This brings up a pressing challenge for the fabrication
technology to significantly improve the quality of GNR, especially investi-
gating new techniques that can help produce GNRs with much smoother
edges. Nonetheless, an advantage of GNRFETs in terms of transistor size
scaling is that they can scale based on the number of ribbons in one tran-
sistor. Therefore, only the driving strength of the transistor is scaled down
with the transistor size, and the e↵ect from scaling is linear. This results in
stable and consistent circuit performance after scaling, which is also helpful
in the circuit design process.
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Figure 2.15: Delay, EDP and power of Standard Gates.
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Figure 2.16: Delay, EDP and power of benchmark circuits.
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Figure 2.17: Delay, EDP and power of benchmark circuits for di↵erent
technology nodes.
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CHAPTER 3
NOISE MARGIN ANALYSIS AND MONTE
CARLO SIMULATIONS
In digital circuits, noise margin is the amount of noise a given circuit can
withstand without compromising on the logical output of the circuit. Noise
margin analysis is performed to make sure that a given signal gives a logic
1 or logic 0 with the addition of finite noise based on its functionality. It
is important to perform noise margin analysis on graphene based circuits to
verify the potential of graphene as a manufacturing material for producing
digital circuits.
3.1 Noise Margin Measurement Analysis
We performed noise margin analysis using the model developed in [5, 10,
18, 6]. A full swing inverter voltage transfer curve for ideal MOS-GNRFET,
realistic MOS-GNRFET, ideal SB-GNRFET using [10] model, realistic SB-
GNRFET using [10] model, ideal SB-GNRFET using [18] model, realistic
SB-GNRFET using [18] model and 16nm Si-CMOS using PTM was plotted
using HSPICE in CSCOPE software and the noise margin low (NML)and
noise margin high (NMH ) values were obtained based on VIL, VIH , VOL and
VOH . This simulation was repeated for di↵erent supply voltages and di↵erent
edge roughness.
The formula for obtaining noise margin is as follows: NML = VIL   VOL
and NMH = VOH   VIH . An example for calculating the noise margin is
given in Figure 3.1.
The results for noise margin (low) against supply voltage after performing
noise margin analysis are given in Figure 3.2. Total noise margin against
supply voltage after performing noise margin analysis are given in Figures
3.3 and 3.4.
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Figure 3.1: Example for noise margin calculation.
3.2 Monte Carlo Simulations
To evaluate the impact of process variation both at the transistor level and
the gate level, Monte Carlo (MC) simulations are necessary. In Chapter
1, only one parameter was varied at a given time. This does not resemble
the true case where more than one parameter may vary from the nominal
value. Also, the sensitivity of each parameter to the resulting delay and
power can be studied using MC simulations. HSPICE based Monte Carlo
simulations were run on c17 benchmark of ISCAS85 and an inverter for ideal
MOS-GNRFET, realistic MOS-GNRFET and 16nm Si-CMOS.
A major distribution was defined for modeling the gate to gate variation in
parameters and a minor distribution was modeled for transistor-to-transistor
process variation. An example for Gaussian distribution is shown in Figure
3.5. The values and the distribution for each parameter are shown in Table
3.1 for Si-CMOS and in Table 3.2 for MOS-GNRFET which are based on
fabrication data obtained in [1].
The results for ideal MOS-GNRFET when all parameters are varied is
given in Figure 3.6. The results for ideal MOS-GNRFET when only one
parameter is varied are given in Figures 3.7, 3.8 and 3.9. The results for
realistic MOS-GNRFET and 16nm Si-CMOS when all parameters are varied
is given in Figure 3.10 and 3.11.
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Figure 3.2: Impact of supply voltage on noise margin (low) of di↵erent
technologies.
The results for an inverter when all parameters are varied is given in Figure
3.12, 3.13 and 3.14 for ideal MOS-GNRFET, realistic MOS-GNRFET and
16 nm Si-CMOS respectively.
Table 3.1: Monte Carlo Distribution Parameters for Si-CMOS
Parameter Distribution Mean Standard Deviation
Doping Gaussian 2e+020 2e+19
Oxide Thickness Gaussian 0.95 nm 0.1 nm
Channel Width Gaussian 32 nm 3.2 nm
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Figure 3.3: Impact of supply voltage on total noise margin of di↵erent
technologies.
Table 3.2: Monte Carlo Distribution Parameters for MOS-GNRFET
Parameter Distribution Mean Standard Deviation
Doping Gaussian 2e+020 2e+19
Oxide Thickness Gaussian 0.95 nm 0.1 nm
Number of Dimmer Lines Gaussian 12 12
Figure 3.4: Impact of supply voltage on noise margin for p=0.2.
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Figure 3.5: Major and minor distribution example.
Figure 3.6: Results of ideal MOS-GNRFET when all parameters are varied.
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Figure 3.7: Results of ideal MOS-GNRFET when doping is varied.
Figure 3.8: Results of ideal MOS-GNRFET when number of dimmer lines
is varied.
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Figure 3.9: Results of ideal MOS-GNRFET when oxide thickness is varied.
Figure 3.10: Results of realistic MOS-GNRFET when all parameters are
varied.
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Figure 3.11: Results of 16 nm Si-CMOS when all parameters are varied.
Figure 3.12: Results of ideal MOS-GNRFET for an inverter when all
parameters are varied.
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Figure 3.13: Results of realistic MOS-GNRFET for an inverter when all
parameters are varied.
Figure 3.14: Results of 16 nm Si-CMOS for an inverter when all parameters
are varied.
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CHAPTER 4
STANDARD CELL LIBRARY
CHARACTERIZATION
As circuit design grows due to increasing number of transistors, it is becoming
impractical to design logic circuits by hand. Therefore, automatic synthesis
tools have become necessary for chip design.
The synthesis tool based designs are made by first describing the circuit
behavior in a high level language such as VHDL or Verilog. Then, the behav-
ioral description is formulated using logic synthesis tools into a netlist. This
netlist is translated into a physical layout by automated placement and rout-
ing using placement and routing tools. Logic primitives such as NAND gates,
inverters and flip-flops are presumed in the design environment to produce
netlist in the synthesis tool. A library that contains both physical layout and
logic primitives is essential for running the tool-based design flow. Each stan-
dard cell library consists of a physical layout, list of logic primitives and logic
description libraries which feature timing and power dissipation modeling.
Standard cell libraries were constructed for 45 nm ideal MOS-GNRFET
and 45 nm realistic MOS-GNRFET to perform circuit analysis on large cir-
cuits that are commercially used. These standard cell libraries would help in
comparing GNRFETs and CMOS technology. The gates implemented in the
library are 2 input NAND gate, 2 input NOR gate, D flip flop, and inverter.
The flow design is shown in Figure 4.1
Each gate has a timing, capacitance and power model for the following
parameters:
Minimum Width set to 90 nm, 180 nm, 360 nm and 720 nm
Input Slopes of 0.1 ps,1 ps, 10 ps, 100 ps and 500 ps
Load Capacitance of 0.001 fF, 0.1 fF, 1 fF, 10 fF, 1000 fF
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Figure 4.1: Simplified flow of standard cell library file creation.
4.1 Timing Characterization
Cadence Synthesis Tools support two types of delay model: linear delay
model and a lookup table. In this work, we have implemented the lookup
table using HSPICE based simulations on the models developed in [5] and
[6].
The delay of a cell is characterized by the addition of intrinsic delay, tran-
sition delay and slope delay as shown in [20]. Intrinsic delay is defined as the
propagation delay of the cell without load, when it is driven by another iden-
tical loadless cell. An example for measuring delay is shown in Figure 4.2.
Transition delay is defined as the delay of cell driving a capacitance load but
driven by another identical loadless cell. The transition delay occurs because
of the output slope becoming less steep compared with the loadless case due
to additional output load of the capacitor. Slope Delay is an additional delay
of a loadless cell being driven by another identical cell with transition delay.
The driving cell drives a capacitive load and hence the output slope of the
driving cell is less steep than the one without a load capacitance [20]. The
delay table was computed for each of the above cases by simulating the cells
in HSPICE and recording their delay value. Each combination of input was
fed into a separate table and the outputs were parsed using a Perl script. For
example, a 2 input NAND gate was characterized for four of its input combi-
nation namely A=0 and B=0, A=0 and B=1, A=1 and B=0 and A=1 and
B=1 transitioning to the other combination. These simulations were again
repeated for di↵erent minimum width, input slew and load capacitance.
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Figure 4.2: Measurement technique for intrinsic delay for lookup table of
standard cells.
4.2 Gate Capacitance Measurement
Information about the gate capacitance of a cell is used by both power esti-
mation tools and delay estimation tools. The gate capacitance of the driven
cell acts as output load for the driving cell and hence a↵ects its delay and
power.
To find the input capacitance of input pins, a stimulus is applied on the
input pin of a 0 V to Vdd rising pulse or a Vdd to 0 V falling pulse and
then measuring the amount of charge to have been flown into the input pin.
The capacitance is then obtained by dividing the amount of charge by the
magnitude of Vdd .
As the amount of charge flowing into a pin depends on the status of the
other inputs as well as output, each input pin has its capacitance computed
for every combination of inputs for the rest of the pins.
4.3 Power Measurement
In this section, we discuss the power characterization technique of a library
cell. The power dissipation of a cell is divided into two parts, namely static
and dynamic power.
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Static power - It is the power which is dissipated when no switching ac-
tivity is occurring. This is mostly due to leakage power and subthreshold
conduction current.
Dynamic power - It is the power which is dissipated when there is switching
activity. In most digital circuits, this type of power forms a large chunk
of the power dissipation. Modern day research focuses a lot on reducing
Dynamic power as much as possible. Dynamic power consists of two types:
switching power and internal power. Switching power is the power dissipated
by a cell due to the charging and discharging of external capacitive loads
being driven by the cell. Switching power depends on the size of the output
capacitive load. Internal power is the power dissipated due to a short circuit
that occurs during switching and/or due to charging and discharging of the
internal capacitance.
Let us take an example of a 2 input NAND gate with input pins as A and
B to understand the measurement technique. The cases where the logical
output value is 1 are A=0 and B=0, A=1 and B=0 and A=0 and B=1. Let
the static power dissipated in each of the four cases be P0 , P1 and P2 . Let
the power dissipated during the logical output being 0 be P3 when A=1 and
B=1.
Average static power for output 1 = (P0 + P1 + P2 )/3
Average static power for output 0 = P3
Average static power = P0 + P1 + P2 + P3/4
The static power for each case is measured in HSPICE using a transient
analysis with no switching activity and measuring the power being dissipated
from the drain after a su ciently long time when all the transitions have
settled.
To measure dynamic power, there are primarily two cases to consider: In
the first case, the output does not change for a change in the inputs. In the
second, output does change for a change in the inputs. We analyze both the
cases separately.
For the first case, as long as the input transitions do not cause any short-
circuit or capacitance charging or discharging condition, no power will be
dissipated. Even if there is a glitch in the output due to the change, the
power consumed would be very small and a relatively insignificant number.
In the second case, there would be short conditions across the cell during
the transition as the output logic would change from 1 to 0 or 0 to 1. Also,
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the output capacitance may also charge/discharge based on the transition.
This will cause a large amount of power dissipation.
Total power = Dynamic power + Leakage power
Dynamic power = Switching power + Internal power
Dynamic power is measured for each input combination transitioning to
another input combination. Then, the transitions with the change in output
were separated from the one that did not have an input combination. The
simulations were performed in HSPICE with just one transition per sim-
ulation. The average power and leakage power during the transition were
measured using the inbuilt functions of HSPICE. The dynamic power was
computed based on the following equation:
Dynamic power= (Average power - Leakage power)*1000/ Delay
The equation is formulated based on the ratio of simulation time which is
set as 1 ns and the time taken for the transition. Multiplying with ratio is
essential as the dynamic power dissipation occurs only during the transition
time.
4.4 Example Design
As an example of the use of the standard cell library, a half adder, a 2:1
multiplexer and two additional benchmark circuits namely s208 and c432
were constructed using Cadence design tools and the delay and power were
measured. The circuit diagram for half adder and 2:1 multiplexer is shown
in Figure 4.3 and 4.4 respectively. The layout of the design was constructed
using Nangate Open Cell Library [21] standard layout of 45 nm Si-CMOS for
basic gates as Synopsys and Cadence tools are incompatible with graphene
based transistors. Cadence Incisive was used to test the standard cell library
syntax and standard cell library design. Power and delay measurements
were made using NCSIM, Primepower, Synopsys Design Vision and Design
Compiler softwares.
The standard cell library for ideal MOS-GNRFET, realistic MOS-GNRFET
were constructed to showcase a test example. NANGATE Open Cell Library
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Figure 4.3: Circuit diagram of half adder using NAND logic.
for 45 nm Si-CMos is used for comparison with GNRFETs. The results ob-
tained for the test cases are given in Table 4.1, 4.2, 4.3 and 4.4. GNRFET is
investigated for the supply voltages of 0.5 V and 0.8 V to show the impact
of voltage scaling.
Table 4.1: Delay and Power Results for Half Adder
Technology Supply Voltage Delay Total Power
45 nm Ideal MOS-GNRFET 0.5 V 153 ps 5.1e 6
45 nm Realistic MOS-GNRFET 0.5 V 687 ps 4.3e 6
45 nm Ideal MOS-GNRFET 0.8 V 107 ps 1.6e 5
45 nm Realistic MOS-GNRFET 0.8 V 479 ps 1.1e 5
45 nm Si-CMOS 1 V 129 ps 5.9e 5
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Figure 4.4: Circuit diagram of multiplexer using NAND logic.
Table 4.2: Delay and Power Results for 2:1 Multiplexer
Technology Supply Voltage Delay Total Power
45 nm Ideal MOS-GNRFET 0.5 V 126 ps 3.5e 6
45 nm Realistic MOS-GNRFET 0.5 V 597 ps 2.4e 6
45 nm Ideal MOS-GNRFET 0.8 V 71 ps 9.2e 6
45 nm Realistic MOS-GNRFET 0.8 V 348 ps 7.6e 6
45 nm Si-CMOS 1 V 78 ps 4.8e 5
Table 4.3: Delay and Power Results for c432 of ISCAS’89
Technology Supply Voltage Delay Total Power
45 nm Ideal MOS-GNRFET 0.5 V 476 ps 9.6e 5
45 nm Realistic MOS-GNRFET 0.5 V 1723 ps 6.2e 5
45 nm Ideal MOS-GNRFET 0.8 V 369 ps 2.8e 4
45 nm Realistic MOS-GNRFET 0.8 V 1483 ps 1.7e 4
45 nm Si-CMOS 1 V 596 ps 4.6e 4
Table 4.4: Delay and Power Results for s208 of ISCAS’85
Technology Supply Voltage Delay Total Power
45 nm Ideal MOS-GNRFET 0.5 V 401 ps 2.6e 5
45 nm Realistic MOS-GNRFET 0.5 V 1129 ps 1.1e 5
45 nm Ideal MOS-GNRFET 0.8 V 324 ps 4.9e 5
45 nm Realistic MOS-GNRFET 0.8 V 893 ps 3.2e 5
45 nm Si-CMOS 1 V 532 ps 5.7e 5
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CHAPTER 5
CONCLUSION
In this work, a delay and power comparison between graphene nano-ribbon
based field-e↵ect transistors and Si-CMOS has been presented. The work
considers transistor level e↵ects, gate level comparison and both small and
large circuits impact of the di↵erent technologies. Monte Carlo simulations
are done to understand the sensitivity of the circuit design towards process
variations which occur during fabrication. A methodology for standard cell
library characterization is also shown using the HSPICE based models of
GNRFETs and Si-CMOS. Two test circuits are constructed using the stan-
dard cell libraries for ideal MOS-GNRFET, realistic MOS-GNRFET and
Si-CMOS, and their delay and power are computed.
Additionally, from the results we can see that edge roughness has a big
impact on the properties of MOS-GNRFETs and SB-GNRFETs. Achieving
perfect voltage shifting to create PMOS and NMOS out of ambipolar SB-
GNRFETs is essential for building a transistor with a ION/IOFF greater
than 100. MOS-GNRFETs can be a potential replacement for Si-CMOS
technology due to its low leakage power consumption, which is becoming the
need of the hour, but fabrication of perfectly aligned graphene nano-ribbons
has still not been possible.
Overall, this work provides a thorough comparison between the di↵erent
technology nodes and highlights their advantages and disadvantages.
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